

Sheet: Gate & Skip

File: Gate & Skip bus V2.sch


Sheet: CVA

File: CvA V2.sch

Sheet: CVB

File: CvB V2.sch


<b>SynthR</b>		
File: Little Seq V2 analog.sch		
Sheet: /		
<b>Title: Little Seq V2 analog board</b>		
Size: A4	Date: 4 mar 2016	<b>Rev: B</b>
KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable		Id: 1/4




From P301 (1to 8) and P304 (9 to 16) on digital board

On front panel

<b>SynthR</b>	
File: Gate & Skip bus V2.sch	
Sheet: /Gate & Skip/	
<b>Title: Little Seq V2 analog board</b>	
Size: A4	Date: 4 mar 2016
KiCad E.D.A. eschema (2013-07-07 BZR 4022)-stable	
Rev: B	
Id: 2/4	



<b>SynthR</b>		
File: CvA V2.sch		
Sheet: /CVA/		
<b>Title: Little Seq V2 analog board</b>		
Size: A4	Date: 4 mar 2016	<b>Rev: B</b>
KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable		Id: 3/4



<b>SynthR</b>		
File: CvB V2.sch		
Sheet: /CVB/		
<b>Title: Little Seq V2 analog board</b>		
Size: A4	Date: 4 mar 2016	<b>Rev: B</b>
KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable		Id: 4/4